

## ■ MB8167A-55, MB8167A-70 NMOS 16,384-Bit Static Random Access Memory


### Description

The Fujitsu MB8167A is a 16,384 words by 1-bit static random access memory fabricated using N-channel silicon gate MOS technology. Separate input/output pins are provided. All devices are fully compatible with TTL logic families in all respects: inputs, output and the use of a single +5 V DC supply.


For ease of use, chip enable ( $\bar{E}$ ) permits the selection of an individual package when outputs are OR-tied, and automatically powers down the MB8167A. This device offers the advantages of low power dissipation, low cost, and high performance.

### Features

- Organized as 16,384 words x 1-bit
- Static operation: no clocks or refresh required
- Fast Access Time:
  - MB8167A-55 55 ns Max.
  - MB8167A-70 70 ns Max.
- Single +5 V DC supply voltage
- Separate data input and output
- TTL compatible inputs and output
- Three-state output with OR-tie capability
- Chip enable for simplified memory expansion and automatic power down
- All inputs and output have protection against static charge
- Standard 20-pin DIP package



**MB8167A Block Diagram and Pin Assignment**



**Truth Table**

$\bar{E}$	$\bar{W}$	Mode	Output	Power
H	X	NOT SELECTED	HIGH Z	STANDBY
L	L	WRITE	HIGH Z	ACTIVE
L	H	READ	$D_{OUT}$	ACTIVE

**Absolute Maximum Ratings**  
(See Note)

Rating	Symbol	Value	Unit
Voltage On Any Pin with Respect to $V_{SS}$	VIN, VOUT, VCC	-3.5 to +7	V
Temperature Under Bias	TA	-10 to +85	°C
Storage Temperature	Ceramic	-65 to +150	°C
	Plastic	-40 to +125	
Power Dissipation	PD	1.2	W

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Capacitance**  
( $T_A = 25^\circ\text{C}$ ;  $f = 1\text{ MHz}$ )

Parameter	Symbol	Typ	Max	Unit
Input Capacitance ( $V_{IN} = 0V$ )	CIN	—	5	pF
Output Capacitance ( $V_{OUT} = 0V$ )	COUT	—	6	pF

**Recommended Operating Conditions**  
(Referenced to VSS)

Parameter	Symbol	Min	Typ	Max	Unit	Ambient (1) Temperature
Supply Voltage	VCC	4.5	5.0	5.5	V	0°C to +70°C
Input Low Voltage	VIL	-3.0(2)	—	0.8	V	
Input High Voltage	VIH	2.0	—	6.0	V	

Note: (1) The operating ambient temperature range is guaranteed with transverse airflow exceeding 2 linear meters/second.  
(2) -3.0 V Min. for pulse width less than 20 ns. ( $V_{IL}$  Min. = -0.5 at DC level)

FUJITSU

**DC Characteristics**

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Input Leakage Current (VIN = VSS to VCC, VCC = Max)	ILI	—	0.01	10	μA
Output Leakage Current E = VIH, VOOUT = VSS to VCC Min, VCC = Max)	I <sub>LO</sub>	—	0.1	50	μA
Power Supply Current (VCC = Max, E = VIL, IOOUT = 0mA)	ICC	—	90	120	mA
Output Low Voltage (IOL = 16mA)	VOL	—	—	0.45	V
Output High Voltage (IOH = -4mA)	VOH	2.4	—	—	V
Standby Current (VCC = Min to Max, E = VIH)	ISB	—	15	25	mA
Peak Power-On Current (VCC = VSS to VCC Min, E = Lower of VCC or VIH Min)	IPO	—	—	25	mA


**AC Characteristics**

(Recommended operating conditions unless otherwise noted.)


**Read Cycle**

Parameter	Notes	Symbol	MB8167A-55		MB8167A-70		Unit
			Min	Max	Min	Max	
Read Cycle Time		TAVAV	55	—	70	—	ns
Address Access Time		TAVQV	—	55	—	70	ns
Chip Enable Access Time		TELQV	—	55	—	70	ns
Output Hold from Address Change		TAVQX	5	—	5	—	ns
Chip Enable to Output Active	1 2	TELQX	10	—	10	—	ns
Chip Enable to Output in High Z	1 2	TEHQZ	0	30	0	40	ns
Chip Enable to Power Up Time		TELIH	0	—	0	—	ns
Chip Enable to Power Down Time		TEHIL	—	30	—	35	ns

**Read Cycle: Address Controlled<sup>3,4</sup>**



**Read Cycle: E Controlled<sup>3,5</sup>**



**Notes:**


1. Transition is measured at the point of ±500mV from steady state voltage.
2. This parameter is measured with specified loading in Fig.2.
3. W is high for Read Cycle.
4. Device is continuously selected, E = VIL.
5. Addresses valid prior to or coincident with E transition low.

**AC Characteristics**  
 (Recommended operating conditions unless otherwise noted.) (continued)


**Write Cycle**

Parameter	Notes	Symbol	MB8167A-55		MB8167A-70		Unit
			Min	Max	Min	Max	
Write Cycle Time		TAVAV	55	—	70	—	ns
Address Valid to End of Write		TAVWH	45	—	50	—	ns
Chip Enable to End of Write		TELEH	50	—	60	—	ns
Data Valid to End of Write		TDVWH	35	—	45	—	ns
Data Hold Time		TWHDX	0	—	0	—	ns
Write Pulse Width		TWLWH	35	—	45	—	ns
Write Recovery Time		TWHAX	5	—	10	—	ns
Address Setup Time		TAVWL	5	—	10	—	ns
		TAVEL	0	—	0	—	ns
Output Active From End of Write	7 8	TWHQX	0	—	0	—	ns
Write Enable to Output in High Z	7 8	TWLQZ	—	30	—	35	ns

**Write Cycle:  $\bar{W}$  Controlled<sup>6,9</sup>**



**Write Cycle:  $\bar{E}$  Controlled<sup>6,9</sup>**




**Notes:**

6. If  $\bar{E}$  goes high simultaneously with  $\bar{W}$  high, the output remains in a high impedance state.
7. Transition is measured at the point of  $\pm 500\text{mV}$  from steady state voltage.
8. This parameter is measured with specified loading in Fig. 2.
9.  $\bar{E}$  or  $\bar{W}$  must be high during address transitions.

**AC Test Conditions**


Input Pulse Levels:	0.8 V to 2.2 V
Input Pulse Rise and Fall Times:	5 ns
Timing Measurement Reference Levels:	Inputs: 1.5 V Output: 1.5 V
Load Capacitance:	5 pF for TEHQZ, TWLQZ, TELQX and TWHQX 30 pF for all others

**Fig. 2: Output Load**




**Package Dimensions**  
 Dimensions in inches  
 (millimeters)

**20-Lead Cerdip  
 Dual In-Line Package  
 DIP-20C-C03**



**Package Dimensions**  
 Dimensions in inches  
 (millimeters) (continued)

**20-Lead Plastic  
 Dual In-Line Package  
 DIP-20P-M01**



**20-Pad Ceramic (Frit Seal)  
 Leadless Chip Carrier  
 (Case No.: LCC-20C-F01)**

