

CMOS
Buffered Multiplying 8-Bit
Digital-to-Analog Converter

FEATURES

- Full Four-Quadrant Multiplication
- . On-chip Bus Interface Logic
- +5 V to +15 V Operation
- Low Power Consumption
- Monotonicity Guranteed (Full Temperature Range)
- PDIP, CDIP, SOIC & PLCC Packages Available

APPLICATIONS

- Microprocessor Controlled Gain Circuits
- Microprocessor Controlled Attenuator Circuits
- Microprocessor Controlled Function Generation
- Precision AGC Circuits
- Bus Structured Instruments

GENERAL DESCRIPTION


The MP7524 is a low cost, 8-bit monolithic CMOS D/A Converter designed for direct interface to most microprocessors.

Basically an 8-bit DAC with input latches, the MP7524's load cycle is similar to the "write" cycle of a random access memory. Using an advanced thin-film on CMOS fabrication process, the MP7524 provides accuracy to 1/8 LSB with power dissipation of only 10mW.

Featuring operation from +5 V to +15 V, the MP7524 interfaces directly to most microprocessor buses or output ports. Excellent multiplying characteristics (2- or 4-quadrant) make the MP7524 an ideal choice for many microprocessor controlled gain setting and signal control applications.

Specified for operation over the commercial / industrial (-40 to +85°C) and military (-55 to +125°C) temperature ranges, the MP7524 is available in Plastic and Ceramic dual-in-line, Surface Mount (SOIC) and Plastic Leaded Chip Carrier (PLCC) packages.

SIMPLIFIED BLOCK DIAGRAM




3 Segment D/A Converter with Termination to GND Logical "1" at Digital Input Steers Current to IOUT1



ORDERING INFORMATION

Package Type	Temperature Range	Part No.	Relative Accuracy	Differential Non-Linearity	Gain Error
Plastic Dip	-40 to +85°C	MP7524JN	±1/2 LSB	±1 LSB	±0.6% FSR
Plastic Dip	-40 to +85°C	MP7524KN	±1/4 LSB	±1 LSB	±0.6% FSR
Plastic Dip	–40 to +85°C	MP7524LN	±1/8 LSB	±1 LSB	±0.6% FSR
SOIC (Narrow)	-40 to +85°C	MP7524JR	±1/2 LSB	±1 LSB	±0.6% FSR
SOIC (Narrow)	-40 to +85°C	MP7524KR	±1/4 LSB	±1 LSB	±0.6% FSR
SOIC (Wide)	-40 to +85°C	MP7524JS	±1/2 LSB	±1 LSB	±0.6% FSR
SOIC (Wide)	-40 to +85°C	MP7524KS	±1/4 LSB	±1 LSB	±0.6% FSR
SOIC (Wide)	-40 to +85°C	MP7524LS	±1/8 LSB	±1 LSB	±0.6% FSR
PLCC	-40 to +85°C	MP7524JP	±1/2 LSB	±1 LSB	±0.6% FSR
PLCC	-40 to +85°C	MP7524KP	±1/4 LSB	±1 LSB	±0.6% FSR
PLCC	-40 to +85°C	MP7524LP	±1/8 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	-40 to +85°C	MP7524AD	±1/2 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	-40 to +85°C	MP7524BD	±1/4 LSB	±1 LSB	<u>+</u> 0.6% FSR
Ceramic Dip	-40 to +85°C	MP7524CD	±1/8 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	-55 to +125°C	MP7524SD	±1/2 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	-55 to +125°C	MP7524SD/883	±1/2 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	–55 to +125°C	MP7524TD	±1/4 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	–55 to +125°C	MP7524TD/883	±1/4 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	-55 to +125°C	MP7524UD	±1/8 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	55 to +125°C	MP7524UD/883	±1/8 LSB	±1 LSB	±0.6% FSR

PIN CONFIGURATIONS



16 Pin CDIP, PDIP (0.300")

16 Pin SOIC (Jedec, 0.150" & 0.300") 20 Pin PLCC (0.350")



PIN OUT DEFINITIONS

CDIP, PDIP and SOIC

PIN NO.	NAME	DESCRIPTION
1	louT1	Current Output 1
2	lout2	Current Output 2
3	GND	Ground
4	DB7	Data Bit 7 (MSB)
5	DB6	Data Bit 6
6	DB5	Data Bit 5
7	DB4	Data Bit 4
8	DB3	Data Bit 3
9	DB2	Data Bit 2
10	DB1	Data Bit 1
11	DB0	Data Bit 0 (LSB)
12	cs	Chip Select
13	WR	Write
14	Voo	Power Supply
15	VREF	Reference Input
16	RFB	Feedback Resistance

PLCC

PIN NO.	NAME	DESCRIPTION
1	N/C	No Connection
2	louT1	Current Output 1
3	IOUT2	Current Output 2
4	GND	Ground
5	DB7	Data Bit 7 (MSB)
6	N/C	No Connection
7	DB6	Data Bit 6
8	DB5	Data Bit 5
9	DB4	Data Bit 4
10	DB3	Data Bit 3
11	N/C	No Connection
12	DB2	Data Bit 2
13	DB1	Data Bit 1
14	DB0	Data Bit 0 (LSB)
15	cs	Chip Select
16	N/C	No Connection
17	WR	Write
18	VDD	Power Supply
19	VREF	Reference Input
20	RFB	Feedback Resistance

MP7524



ELECTRICAL CHARACTERISTICS (VDD = + 5 V, VREF = +10 V unless otherwise noted)

Parameter	Symbol	Min	25°C Typ Max	Tmin to Tmax	Unite	Test Conditions/Comments
	Зушьог		тур мах	MIN MAX	Units	
STATIC PERFORMANCE (1)						FSR = Full Scale Range
Resolution (All Grades)	N	8		8	Bits	
Integral Non-Linearity (Relative Accuracy) J. A. S	INL		4.00		LSB	Best Fit Straight Line Spec. (Max INL – Min INL) / 2
J, A, S K, B, T L, C, U			±1/2 ±1/2 ±1/2	±1/2 ±1/2 ±1/2		
Differential Non-Linearity J. A, S K, B, T L, C, U	DNL		±1 ±1 ±1	±1 ±1 ±1	LSB	All grades monotonic over full temperature range.
Gain Error	GE		±1.0	±1.4	% FSR	Using Internal RFB Digital Inputs = VINH
Power Supply Rejection Ratio	PSRR		800	1600	ppm/%	ΔGain/ΔV _{DD} ΔV _{DD} = ± 10% Digital Inputs = V _{INH}
Output Leakage Current (Pin 1)	louts		±50nA	±400nA	nA	Digital Inputs = VINL
Output Leakage Current (Pin 2)	lout2		±50nA	±400nA	nA	Digital Inputs = VINH
DYNAMIC PERFORMANCE						RL = 100Ω, C _L = 10pF
Current Settling Time (2) AC Feedthrough at IouT1 (2) at IouT2	ts Fī		100 ±1/2 ±1/2	150 ±1 ±1	ns LSB LSB	Full Scale Change to 1/2 LSB VREF=100KHz, 20 Vp-p, sinewave DB0-DB7 = 0 V, CS = WR = 0 V
REFERENCE INPUT						
Input Resistance	Rin	5	20	5 20	кΩ	
DIGITAL INPUTS (3)						
Logical "1" Voltage Logical "0" Voltage	ViH ViL	+2.4	+0.8	+2.4 +0.8	v v	
Input Leakage Current Input Capacitance (2)	llkg Cin		±1 20	±10 20	μA pF	VIN = 0 V
ANALOG OUTPUTS (2)						
Output Capacitance						
	Couts Couts		70 30	70	pF	DAC Inputs all 1's
	COUT1		30 20	30 20	pF pF	DAC Inputs all 0's DAC Inputs all 1's
	Cout2		60	60	pF	DAC Inputs all 0's
POWER SUPPLY (5)						
Supply Current	loo		1 2 1 2	2 2	mA mA	All digital inputs = 0 V or all = 5 V All digital inputs = V⊩ or all = V⊩



ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
SWITCHING CHARACTERISTICS (2, 4)								
Chip Select to Write Set-Up Time J, K, L, A, B, C S, T, U Chip Select to Write Hold Time Data Valid to Write Set-Up Time Data Valid to Write Hold Time Write Pulse Width J, K, L, A, B, C S, T, U	tcs tch tos to tyr	170 170 0 135 10 170			220 240 0 170 10 220 240		ns ns ns ns	

NOTES:

- (1) Full Scale Range (FSR) is 10V for unipolar mode and ±10V for bipolar.
- (2) Guaranteed but not production tested.
- (3) Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- (4) See timing diagram.
- (5) Specified values guarantee functionality. Refer to other parameters for accuracy.

Specifications are subject to change without notice

MP7524



ELECTRICAL CHARACTERISTICS (VDD = + 15 V, VREF = +10 V unless otherwise noted)

Parameter	Symbol	Min	25°C Typ	Max	Tmin t Min	o Tmax Max	Units	Test Conditions/Comments
STATIC PERFORMANCE (1)								FSR = Full Scale Range
Resolution (All Grades)	N	8			8		Bits	
Integral Non-Linearity (Relative Accuracy) J, A, S K, B, T L, C, U	INL			±1/2 ±1/4 ±1/8		±1/2 ±1/4 ±1/8	LSB	Best Fit Straight Line Spec. (Max INL - Min INL) / 2
Differential Non-Linearity J, A, S K, B, T L, C, U	DNL	Ē		±1 ±1 ±1		±1 ±1 ±1	LSB	All grades monotonic over full temperature range.
Gain Error	GE			±0.5		<u>+</u> 0.6	% FSR	Using Internal Rғв Digital Inputs = Vінн
Power Supply Rejection Ratio	PSRR			200		400	ppm/%	$ \Delta Gain/\Delta V_{DD} $ $\Delta V_{DD} = \pm 10\%$ Digital Inputs = V _{INH}
Output Leakage Current (Pin 1)	louT1		£	<u>-</u> 50nA		±200nA	nA	Digital Inputs = VINL
Output Leakage Current (Pin 2)	lout2		£	<u>⊧</u> 50nA		<u>+</u> 200nA	nA	Digital Inputs = VINH
DYNAMIC PERFORMANCE	1							RL=100Ω, CL=13pF
Current Settling Time (2) AC Feedthrough at lout1 (2) at lout2	ts FT			50 ±0.50 ±0.50		100 ±1.00 ±1.00	ns LSB LSB	Full Scale Change to 1/2 LSB V _{REF} = 10KHz, 20 Vp·p, sinewave DB0 - DB7 = 0 V, CS = WR = 0 V
REFERENCE INPUT								
Input Resistance	Rin	5		20	5	20	κΩ	
DIGITAL INPUTS (3)								
Logical "1" Voltage Logical "0" Voltage	VIH VIL	+13.5		+1.5	+13.5	+1.5	V	
Input Leakage Current Input Capacitance (2)	ILKG Cin			±1 20		±10 20	μA pF	
ANALOG OUTPUTS (2)								
Output Capacitance	COUT1 COUT1 COUT2 COUT2			70 30 20 60		70 30 20 60	pF pF pF pF	DAC Inputs all 1's DAC Inputs all 0's DAC Inputs all 1's DAC Inputs all 0's
POWER SUPPLY								
Supply Current	loo		1 1	2 2		2 2	mA mA	All digital inputs = 0 V or all = 15 \All digital inputs = VIL or all = VIH



ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
SWITCHING CHARACTERISTICS (2, 4)								
Chip Select to Write Set-Up Time J, K, L, A, B, C S, T, U Chip Select to Write Hold Time Data Valid to Write Set-Up Time J, K, L, A, B, C S, T, U Data Valid to Write Hold Time Write Pulse Width J, K, L, A, B, C S, T, U	tch tos toh twr	100 100 0 60 60 10			130 150 0 80 100 10		ns ns ns	

NOTES:

- (1) Full Scale Range (FSR) is 10V for unipolar mode and ±10V for bipolar.
- (2) Guaranteed but not production tested.
- (3) Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- (4) See timing diagram.
- (5) Specified values guarantee functionality. Refer to other parameters for accuracy.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (1, 2) (TA = +25°C unless otherwise noted)

V _{DD} to GND	Storage Temperature—65°C to +150°C Lead Temperature (Soldering, 10 seconds) +300°C Package Power Dissipation Rating to 70°C
V _{REF} to GND ±25 V V _{RFB} to GND ±25 V	CDIP, PDIP, SOIC, PLCC 450mW Derates above 70°C 6mW/°C

NOTES:

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- (2) Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies.

APPLICATION NOTES Refer to Applications Section for Additional Information



INTERFACE LOGIC INFORMATION

Mode Selection

MP7524 mode selection is controlled by the \overline{CS} and \overline{WR} inputs.

cs	WR	Mode	DAC Response
L	L	Write	DAC responds to data bus (DB0-DB7) inputs
Н	×	Hold	Data Bus (DB0-DB7) is locked out
X	Н	Hold	DAC holds last data present when WR assumed HIGH state

L = LOW state, H = HIGH state, X = Don't care state


Table 1. Mode Selection Table

When \overline{CS} and \overline{WR} are both LOW, the MP7524 is in the WRITE mode, and the MP7524 analog circuit responds to data activity at the DB0-DB7 data bus inputs. In this mode, the MP7524 acts like a non-latched input D/A converter.

Hold Mode

Write Mode

When either $\overline{\text{CS}}$ or $\overline{\text{WR}}$ is HIGH, the MP7524 is in the HOLD mode. The MP7524 analog output holds the value corresponding to the last digital input present at DB0-DB7 prior to $\overline{\text{WR}}$ or $\overline{\text{CS}}$ assuming the high state.



NOTE: If $\overline{\text{CS}}$ and $\overline{\text{WR}}$ are exercised simultaneously, the IDH specification (as shown in specification table) must be increased by 60 ns.

Figure 1. Write Cycle Timing Diagram

MICROPROCESSOR INTERFACE

MP7524/8080A Interface

Figure 2. shows the MP7524 used in the MCS-80 microcomputer system as a Memory Mapped Output Device. The basic CPU group consists of the 8080A CPU, 8224 clock generator and 8228 system controller/bus driver. The MP7524 WR input is connected to the 8228 system data bus outputs. The CS input is connected to the system address decoding logic.

Note that pull-up resistors R3 and R4 are required to ensure that the \overline{CS} and \overline{WR} input HIGH states reach 3.0V min. Pull-ups are not required on the system data bus since the 8228 VOH is 3.6 V min for DB0-DB7.

System timing is shown in Figure 3. Data is loaded into the MP7524 when the \overline{WR} and \overline{CS} inputs are both LOW. The data is latched into the MP7524 when \overline{WR} returns HIGH. MP7524 updating is accomplished by using any of the 8080A memory write instructions (such as MOV M, r).

The MP7524 can also be addressed and loaded as an isolated Output Device by connecting the MP7524 $\overline{\text{WR}}$ input to the 8228 $\overline{\text{I/O}}$ W terminal (instead of $\overline{\text{MEMW}}$).






Figure 2. MP7524/8080A Interface




Figure 3. Timing Diagram

Setting Time Is Dependent Primarily
Upon Output Amplifier Slewing And
Settling Characteristics. Waveform
Shown Is Not Representative Of Any
Specific Amplifier