



## FEATURES

- Full Four-Quadrant Multiplication
- On-chip Bus Interface Logic
- +5 V to +15 V Operation
- Low Power Consumption
- Monotonicity Guaranteed (Full Temperature Range)
- PDIP, CDIP, SOIC & PLCC Packages Available

## APPLICATIONS

- Microprocessor Controlled Gain Circuits
- Microprocessor Controlled Attenuator Circuits
- Microprocessor Controlled Function Generation
- Precision AGC Circuits
- Bus Structured Instruments

## GENERAL DESCRIPTION

The MP7524 is a low cost, 8-bit monolithic CMOS D/A Converter designed for direct interface to most microprocessors.


Basically an 8-bit DAC with input latches, the MP7524's load cycle is similar to the "write" cycle of a random access memory. Using an advanced thin-film on CMOS fabrication process, the MP7524 provides accuracy to 1/8 LSB with power dissipation of only 10mW.

Featuring operation from +5 V to +15 V, the MP7524 interfaces directly to most microprocessor buses or output ports. Excellent multiplying characteristics (2- or 4-quadrant) make the MP7524 an ideal choice for many microprocessor controlled gain setting and signal control applications.

Specified for operation over the commercial / industrial (-40 to +85°C) and military (-55 to +125°C) temperature ranges, the MP7524 is available in Plastic and Ceramic dual-in-line, Surface Mount (SOIC) and Plastic Leaded Chip Carrier (PLCC) packages.

4

## SIMPLIFIED BLOCK DIAGRAM




3 Segment D/A Converter with Termination to GND  
Logical "1" at Digital Input Steers Current to IOUT1

## ORDERING INFORMATION

Package Type	Temperature Range	Part No.	Relative Accuracy	Differential Non-Linearity	Gain Error
Plastic Dip	-40 to +85°C	MP7524JN	±1/2 LSB	±1 LSB	±0.6% FSR
Plastic Dip	-40 to +85°C	MP7524KN	±1/4 LSB	±1 LSB	±0.6% FSR
Plastic Dip	-40 to +85°C	MP7524LN	±1/8 LSB	±1 LSB	±0.6% FSR
SOIC (Narrow)	-40 to +85°C	MP7524JR	±1/2 LSB	±1 LSB	±0.6% FSR
SOIC (Narrow)	-40 to +85°C	MP7524KR	±1/4 LSB	±1 LSB	±0.6% FSR
SOIC (Wide)	-40 to +85°C	MP7524JS	±1/2 LSB	±1 LSB	±0.6% FSR
SOIC (Wide)	-40 to +85°C	MP7524KS	±1/4 LSB	±1 LSB	±0.6% FSR
SOIC (Wide)	-40 to +85°C	MP7524LS	±1/8 LSB	±1 LSB	±0.6% FSR
PLCC	-40 to +85°C	MP7524JP	±1/2 LSB	±1 LSB	±0.6% FSR
PLCC	-40 to +85°C	MP7524KP	±1/4 LSB	±1 LSB	±0.6% FSR
PLCC	-40 to +85°C	MP7524LP	±1/8 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	-40 to +85°C	MP7524AD	±1/2 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	-40 to +85°C	MP7524BD	±1/4 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	-40 to +85°C	MP7524CD	±1/8 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	-55 to +125°C	MP7524SD	±1/2 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	-55 to +125°C	MP7524SD/883	±1/2 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	-55 to +125°C	MP7524TD	±1/4 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	-55 to +125°C	MP7524TD/883	±1/4 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	-55 to +125°C	MP7524UD	±1/8 LSB	±1 LSB	±0.6% FSR
Ceramic Dip	-55 to +125°C	MP7524UD/883	±1/8 LSB	±1 LSB	±0.6% FSR

## PIN CONFIGURATIONS



16 Pin CDIP, PDIP (0.300")

16 Pin SOIC  
(Jedec, 0.150" & 0.300")

20 Pin PLCC (0.350")



PIN OUT DEFINITIONS

CDIP, PDIP and SOIC

PIN NO.	NAME	DESCRIPTION
1	IOUT1	Current Output 1
2	IOUT2	Current Output 2
3	GND	Ground
4	DB7	Data Bit 7 (MSB)
5	DB6	Data Bit 6
6	DB5	Data Bit 5
7	DB4	Data Bit 4
8	DB3	Data Bit 3
9	DB2	Data Bit 2
10	DB1	Data Bit 1
11	DB0	Data Bit 0 (LSB)
12	$\overline{CS}$	Chip Select
13	$\overline{WR}$	Write
14	VDD	Power Supply
15	VREF	Reference Input
16	RFB	Feedback Resistance

PLCC

PIN NO.	NAME	DESCRIPTION
1	N/C	No Connection
2	IOUT1	Current Output 1
3	IOUT2	Current Output 2
4	GND	Ground
5	DB7	Data Bit 7 (MSB)
6	N/C	No Connection
7	DB6	Data Bit 6
8	DB5	Data Bit 5
9	DB4	Data Bit 4
10	DB3	Data Bit 3
11	N/C	No Connection
12	DB2	Data Bit 2
13	DB1	Data Bit 1
14	DB0	Data Bit 0 (LSB)
15	$\overline{CS}$	Chip Select
16	N/C	No Connection
17	$\overline{WR}$	Write
18	VDD	Power Supply
19	VREF	Reference Input
20	RFB	Feedback Resistance

## ELECTRICAL CHARACTERISTICS

(V<sub>DD</sub> = + 5 V, V<sub>REF</sub> = +10 V unless otherwise noted)

Parameter	Symbol	25°C		T <sub>min</sub> to T <sub>max</sub>		Units	Test Conditions/Comments
		Min	Typ	Min	Max		
<b>STATIC PERFORMANCE (1)</b>							
Resolution (All Grades)	N	8		8		Bits	FSR = Full Scale Range
Integral Non-Linearity (Relative Accuracy)	INL					LSB	Best Fit Straight Line Spec. (Max INL – Min INL) / 2
J, A, S			±1/2		±1/2		
K, B, T			±1/2		±1/2		
L, C, U			±1/2		±1/2		
Differential Non-Linearity	DNL					LSB	All grades monotonic over full temperature range.
J, A, S			±1		±1		
K, B, T			±1		±1		
L, C, U			±1		±1		
Gain Error	GE		±1.0		±1.4	% FSR	Using Internal R <sub>FB</sub> Digital Inputs = V <sub>INH</sub>
Power Supply Rejection Ratio	PSRR		800		1600	ppm/%	[ΔGain/ΔV <sub>DD</sub> ] ΔV <sub>DD</sub> = ± 10% Digital Inputs = V <sub>INH</sub>
Output Leakage Current (Pin 1)	I <sub>OUT1</sub>		±50nA		±400nA	nA	Digital Inputs = V <sub>INL</sub>
Output Leakage Current (Pin 2)	I <sub>OUT2</sub>		±50nA		±400nA	nA	Digital Inputs = V <sub>INH</sub>
<b>DYNAMIC PERFORMANCE</b>							
Current Settling Time (2)	t <sub>s</sub>		100		150	ns	Full Scale Change to 1/2 LSB V <sub>REF</sub> =100KHz, 20 Vp-p, sinewave DB0-DB7 = 0 V, $\overline{CS}$ = $\overline{WR}$ = 0 V
AC Feedthrough at I <sub>OUT1</sub> (2)	F <sub>T</sub>		±1/2		±1	LSB	
at I <sub>OUT2</sub>			±1/2		±1	LSB	
<b>REFERENCE INPUT</b>							
Input Resistance	R <sub>IN</sub>	5	20	5	20	KΩ	
<b>DIGITAL INPUTS (3)</b>							
Logical "1" Voltage	V <sub>IH</sub>	+2.4		+2.4		V	V <sub>IN</sub> = 0 V
Logical "0" Voltage	V <sub>IL</sub>		+0.8		+0.8	V	
Input Leakage Current	I <sub>LKG</sub>		±1		±10	μA	
Input Capacitance (2)	C <sub>IN</sub>		20		20	pF	
<b>ANALOG OUTPUTS (2)</b>							
Output Capacitance	C <sub>OUT1</sub>		70		70	pF	DAC Inputs all 1's DAC Inputs all 0's DAC Inputs all 1's DAC Inputs all 0's
	C <sub>OUT1</sub>		30		30	pF	
	C <sub>OUT2</sub>		20		20	pF	
	C <sub>OUT2</sub>		60		60	pF	
<b>POWER SUPPLY (5)</b>							
Supply Current	I <sub>DD</sub>		1	2		2	All digital inputs = 0 V or all = 5 V All digital inputs = V <sub>IL</sub> or all = V <sub>IH</sub>
			1	2		2	



ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	25°C			Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
<b>SWITCHING CHARACTERISTICS (2, 4)</b>								
Chip Select to Write Set-Up Time J, K, L, A, B, C S, T, U	tCS	170			220		ns	
Chip Select to Write Hold Time	tCH	0			0		ns	
Data Valid to Write Set-Up Time	tDS	135			170		ns	
Data Valid to Write Hold Time	tDH	10			10		ns	
Write Pulse Width J, K, L, A, B, C S, T, U	tWR	170			220		ns	
		170			240			

NOTES:

- (1) Full Scale Range (FSR) is 10V for unipolar mode and  $\pm 10V$  for bipolar.
- (2) Guaranteed but not production tested.
- (3) Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- (4) See timing diagram.
- (5) Specified values guarantee functionality. Refer to other parameters for accuracy.

Specifications are subject to change without notice

## ELECTRICAL CHARACTERISTICS (VDD = + 15 V, VREF = +10 V unless otherwise noted)

Parameter	Symbol	25°C		Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min		
<b>STATIC PERFORMANCE (1)</b>							
Resolution (All Grades)	N	8			8	Bits	FSR = Full Scale Range
Integral Non-Linearity (Relative Accuracy)	INL					LSB	Best Fit Straight Line Spec. (Max INL – Min INL) / 2
J, A, S				±1/2	±1/2		
K, B, T				±1/4	±1/4		
L, C, U				±1/8	±1/8		
Differential Non-Linearity	DNL					LSB	All grades monotonic over full temperature range.
J, A, S				±1	±1		
K, B, T				±1	±1		
L, C, U				±1	±1		
Gain Error	GE			±0.5	±0.6	% FSR	Using Internal R <sub>FB</sub> Digital Inputs = VINH
Power Supply Rejection Ratio	PSRR			200	400	ppm/%	ΔGain/ΔVDD  ΔVDD = ± 10% Digital Inputs = VINH
Output Leakage Current (Pin 1)	IOUT1			±50nA	±200nA	nA	Digital Inputs = VINL
Output Leakage Current (Pin 2)	IOUT2			±50nA	±200nA	nA	Digital Inputs = VINH
<b>DYNAMIC PERFORMANCE</b>							
Current Settling Time (2)	ts			50	100	ns	RL=100Ω, CL=13pF Full Scale Change to 1/2 LSB VREF = 10KHz, 20 Vp-p, sinewave DB0 - DB7 = 0 V, CS = WR = 0 V
AC Feedthrough at IOUT1 (2)	FT			±0.50	±1.00	LSB	
at IOUT2				±0.50	±1.00	LSB	
<b>REFERENCE INPUT</b>							
Input Resistance	RIN	5		20	5 20	KΩ	
<b>DIGITAL INPUTS (3)</b>							
Logical "1" Voltage	VIH	+13.5			+13.5	V	
Logical "0" Voltage	VIL			+1.5	+1.5	V	
Input Leakage Current	ILKG			±1	±10	μA	
Input Capacitance (2)	CIN			20	20	pF	
<b>ANALOG OUTPUTS (2)</b>							
Output Capacitance	COUT1			70	70	pF	DAC Inputs all 1's DAC Inputs all 0's DAC Inputs all 1's DAC Inputs all 0's
	COUT1			30	30	pF	
	COUT2			20	20	pF	
	COUT2			60	60	pF	
<b>POWER SUPPLY</b>							
Supply Current	IDD		1	2	2	mA	All digital inputs = 0 V or all = 15 V All digital inputs = VIL or all = VIH
			1	2	2	mA	



ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
<b>SWITCHING CHARACTERISTICS (2, 4)</b>								
Chip Select to Write Set-Up Time J, K, L, A, B, C S, T, U	tCS	100			130	150	ns	
Chip Select to Write Hold Time	tCH	0			0		ns	
Data Valid to Write Set-Up Time J, K, L, A, B, C S, T, U	tDS	60			80	100	ns	
Data Valid to Write Hold Time	tDH	10			10		ns	
Write Pulse Width J, K, L, A, B, C S, T, U	tWR	100			130	150	ns	

NOTES:

- (1) Full Scale Range (FSR) is 10V for unipolar mode and  $\pm 10V$  for bipolar.
- (2) Guaranteed but not production tested.
- (3) Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- (4) See timing diagram.
- (5) Specified values guarantee functionality. Refer to other parameters for accuracy.

4

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (1, 2) (TA = +25°C unless otherwise noted)

V <sub>DD</sub> to GND	-0.5, +17 V	Storage Temperature	-65°C to +150°C
Digital Input Voltage to GND (2)	GND -0.5 to V <sub>DD</sub> +0.5 V	Lead Temperature (Soldering, 10 seconds)	+300°C
I <sub>OUT1</sub> , I <sub>OUT2</sub> to GND	-0.5 to 7 V	Package Power Dissipation Rating to 70°C	
V <sub>REF</sub> to GND	$\pm 25$ V	CDIP, PDIP, SOIC, PLCC	450mW
V <sub>RFB</sub> to GND	$\pm 25$ V	Derates above 70°C	6mW/°C

NOTES:

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- (2) Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies.

APPLICATION NOTES

Refer to Applications Section for Additional Information

## INTERFACE LOGIC INFORMATION

### Mode Selection

MP7524 mode selection is controlled by the  $\overline{CS}$  and  $\overline{WR}$  inputs.

$\overline{CS}$	$\overline{WR}$	Mode	DAC Response
L	L	Write	DAC responds to data bus (DB0-DB7) inputs
H	X	Hold	Data Bus (DB0-DB7) is locked out
X	H	Hold	DAC holds last data present when $\overline{WR}$ assumed HIGH state

L = LOW state, H = HIGH state, X = Don't care state


### Write Mode

When  $\overline{CS}$  and  $\overline{WR}$  are both LOW, the MP7524 is in the WRITE mode, and the MP7524 analog circuit responds to data activity at the DB0-DB7 data bus inputs. In this mode, the MP7524 acts like a non-latched input D/A converter.

### Hold Mode

When either  $\overline{CS}$  or  $\overline{WR}$  is HIGH, the MP7524 is in the HOLD mode. The MP7524 analog output holds the value corresponding to the last digital input present at DB0-DB7 prior to  $\overline{WR}$  or  $\overline{CS}$  assuming the high state.

Table 1. Mode Selection Table



NOTE: If  $\overline{CS}$  and  $\overline{WR}$  are exercised simultaneously, the  $t_{DH}$  specification (as shown in specification table) must be increased by 60 ns.

Figure 1. Write Cycle Timing Diagram

## MICROPROCESSOR INTERFACE

### MP7524/8080A Interface

Figure 2. shows the MP7524 used in the MCS-80 microcomputer system as a Memory Mapped Output Device. The basic CPU group consists of the 8080A CPU, 8224 clock generator and 8228 system controller/bus driver. The MP7524  $\overline{WR}$  input is connected to the 8228 system data bus outputs. The  $\overline{CS}$  input is connected to the system address decoding logic.

Note that pull-up resistors R3 and R4 are required to ensure that the  $\overline{CS}$  and  $\overline{WR}$  input HIGH states reach 3.0V min. Pull-ups are not required on the system data bus since the 8228 VOH is 3.6 V min for DB0-DB7.

System timing is shown in Figure 3. Data is loaded into the MP7524 when the  $\overline{WR}$  and  $\overline{CS}$  inputs are both LOW. The data is latched into the MP7524 when  $\overline{WR}$  returns HIGH. MP7524 updating is accomplished by using any of the 8080A memory write instructions (such as MOV M, r).

The MP7524 can also be addressed and loaded as an isolated Output Device by connecting the MP7524  $\overline{WR}$  input to the 8228 I/O W terminal (instead of MEMW ).






Figure 2. MP7524/8080A Interface




Figure 3. Timing Diagram

NOTE:  
 1. Settling Time Is Dependent Primarily Upon Output Amplifier Slewing And Settling Characteristics. Waveform Shown Is Not Representative Of Any Specific Amplifier